Western Digital has announced that it's completed work on its Swerv RISC-V CPU core and has published the register-transfer level (RTL) abstraction of the design. Publishing the RTL code allows other ...
SAN JOSE, Calif.--(BUSINESS WIRE)--Western Digital Corp. (NASDAQ: WDC) today announced at the RISC-V Summit three new open-source innovations designed to support Western Digital’s internal RISC-V ...
CHIPS Alliance aims to ease RISC-V design and deployment Your email has been sent The Linux Foundation and RISC-V Foundation, alongside industry partners such as Google and Western Digital, are ...
OneSpin unveiled a set of formal apps for development and assessment of RISC-V cores. The RISC-V Integrity Verification Solution formalizes the RISC-V ISA in a set of SystemVerilog Assertions to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results