Abstract: For low-power 8.5-Gbps operation, 4th-generation 10-nm 16-Gb LPDDR5x DRAM I/O circuits and control methods are proposed in this article. The proposed I/O improves signal integrity (SI) and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results