Higher Productivity with Integrated MATLAB and Synopsys VCS Verification Workflows
Higher Productivity with Integrated MATLAB and Synopsys VCS Verification Workflows
10 months ago
mathworks.com
Generate SystemVerilog DPI Components for Simulation with Synopsys VCS
6:58
Generate SystemVerilog DPI Components for Simulation with Synopsys VCS
May 24, 2017
mathworks.com
新思在线课程：统一的Debug平台Verdi - 新思科技 (Synopsys Inc.) - 官方视频
14:50
新思在线课程：统一的Debug平台Verdi - 新思科技 (Synopsys Inc.) - 官方视频
Mar 23, 2020
synopsys.com
Spyglass Quickstart
1:31
Spyglass Quickstart
24.8K viewsMar 29, 2019
YouTubejonathan cheah
UVM-1: UVM Basics | Synopsys
9:11
UVM-1: UVM Basics | Synopsys
90K viewsDec 21, 2015
YouTubeSynopsys
Synthesis in Synopsys Design Vision GUI tutorial
50:46
Synthesis in Synopsys Design Vision GUI tutorial
24.3K viewsSep 12, 2017
YouTubeVLSI Techno
Synopsys Tutorial Part 1 - Introduction to Synopsys Custom Designer Tools
20:49
Synopsys Tutorial Part 1 - Introduction to Synopsys Custom Designer Tools
67.1K viewsAug 7, 2013
YouTubeBangonkali
9:08
Unleashing SystemVerilog and UVM: Introduction | Synopsys
79.2K viewsDec 21, 2015
YouTubeSynopsys
24:15
Synopsys IC Compiler (ICC) basic tutorial
79.5K viewsFeb 16, 2015
YouTubeVivek Gupta
49:55
Synopsys Design Compiler Synthesis Lecture (2013)
55.1K viewsMay 3, 2013
YouTubeCellRider
6:09
Interactive Reverse Debug in Verdi
16.6K viewsNov 25, 2016
YouTubejonathan cheah
16:40
Synopsys VCS Basic tutorial - HDL simulation flow
53.1K viewsAug 16, 2017
YouTubeVLSI Techno
6:30
System Verilog Tutorial 11 | How to use EDA Playground
12.8K viewsMay 22, 2021
YouTubeVLSI Chaps
14:01
Installation procedure Of Synopsys Tools
29.8K viewsJul 27, 2017
YouTubeVLSI Techno
21:25
RTL Design & Simulation | Synopsys VCS Tutorial | Functional verification of RTL
27.7K viewsOct 28, 2018
YouTubeTeam VLSI
5:15
Synopsys EDA tools Installation | Synopsys tool installation demo
13.2K viewsDec 19, 2016
YouTubeTeam VLSI
6:40
AMS Co-simulation Debug with Verdi | Synopsys
7K viewsFeb 1, 2018
YouTubeSynopsys
5:07
Cool Things You Can Do with Verdi – Advanced Coverage Analysis Part I | Synopsys
9.2K viewsDec 3, 2014
YouTubeSynopsys
4:03
Cool Things You Can Do with Verdi – Advanced Coverage Analysis Part II | Synopsys
15.3K viewsDec 3, 2014
YouTubeSynopsys
1:01:00
ASIC DESIGN- LOGIC SYNTHESIS & PHYSICAL DESIGN USING SYNOPSYS DC AND ICC
24.7K viewsSep 3, 2017
YouTubeMelvin Sen Thomas
49:54
[Synopsys tool 강좌] VCS (2/3) - Coverage, Partition Compile
2.6K viewsJan 10, 2021
YouTubeKK SystemVerilog
5:09
Cool Things You Can Do with Verdi – Verification Planning (Advanced)
7K viewsMar 1, 2016
YouTubeSynopsys
5:17
Cool Things You Can Do with Verdi – Verification Planning (Introduction) | Synopsys
12.2K viewsMar 1, 2016
YouTubeSynopsys
5:32
Cool Things You Can Do with Verdi - Introduction | Synopsys
30.7K viewsJul 21, 2014
YouTubeSynopsys
16:38
Logic Synthesis flow | RTL Synthesis flow | RTL2GDS | Design Compiler (DC) tutorial
36.2K viewsOct 28, 2018
YouTubeTeam VLSI
52:26
Place and Route in Cadence Innovus | full PnR flow | Cadence Innovus demo I Innovus Tutorial
105.5K viewsNov 6, 2018
YouTubeTeam VLSI
28:00
SDC file | Synopsys Design Constraints file | various files in VLSI Design | session-4
41.4K viewsJun 6, 2019
YouTubeTeam VLSI
9:41
Using nCompare to Compare Waveforms in Two FSDB Files | Synopsys
18.8K viewsFeb 1, 2018
YouTubeSynopsys
3:53
Using Verdi for Design Understanding - Driver/Load Tracing in Verdi | Synopsys
16.8K viewsJul 10, 2020
YouTubeSynopsys
16:03
Logic Equivalence Check | Synopsys Formality Tutorial | RTL-to-GDSII flow | LEC Check
20.1K viewsOct 31, 2018
YouTubeTeam VLSI
See more